Skip to content
Welcome To Our Store.
100,000+ Products for Home, Medical, Office & Classroom Needs
Search
Skip to product information
1 of 2

Signal and Power Integrity in Digital Systems: TTL, CMOS, and BICMOS - Hardcover

$94.97 USD
$94.97 USD
Sale Sold out
Shipping calculated at checkout.
In stock (100 units), ready to be shipped

Available Offers

Fast delivery available on most orders

Multiple secure payment options accepted

Secure checkout with
  • American Express
  • Apple Pay
  • Diners Club
  • Discover
  • Google Pay
  • Mastercard
  • PayPal
  • Shop Pay
  • Visa

Flight Range: Up to 1,000 meters (3,280 feet)

Maximum Speed: 45 kilometers per hour (28 miles per hour)

For all orders exceeding a value of 100USD shipping is offered for free.

Returns will be accepted for up to 10 days of Customer’s receipt or tracking number on unworn items. You, as a Customer, are obliged to inform us via email before you return the item.

Otherwise, standard shipping charges apply. Check out our delivery Terms & Conditions for more details.

View Product Details
Shopping cart
Product Product subtotal Quantity Price Product subtotal
Signal and Power Integrity in Digital Systems: TTL, CMOS, and BICMOS - Hardcover
Signal and Power Integrity in Digital Systems: TTL, CMOS, and BICMOS - Hardcover
Signal and Power Integrity in Digital Systems: TTL, CMOS, and BICMOS - Hardcover
$94.97/ea
$0.00
$94.97/ea $0.00

Product Description

by James E. Buchanan (Author), Bert D. Buchanan (Illustrator), James E. Buchanan (Preface by)

Back Jacket

This book shows designers how to ensure signal integrity and control noise in high-speed digital systems - particularly important in a Pentium-paced environment where functional logic design is no longer separable from electrical and mechanical design. Highlighting TTL, CMOS, and BiCMOS logic applications in a single source, Signal and Power Integrity in Digital Systems provides a practical solutions-oriented approach to a wide variety of relevant interconnection and timing issues. Special features include noise tolerant logic architectures; power distribution techniques that reduce noise; clock distribution techniques that ensure clock signal quality; signal interconnection techniques that reduce crosstalk, signal loading, and transmission-line effects; how to get optimum performance from high-speed memory devices; and system application tips for high-speed PALs, PLAs, FIFOs, and ASICs. Designers will also appreciate the practical engineering approximations provided for the calculation of design parameters along with illustrations and numerous tables usable for quick reference and comparison of characteristics. It's a book every digital designer should have - engineers involved in the design of computers, peripherals, signal processors, and control and communications equipment, as well as young engineers facing their first designs using high-speed logic devices.

Number of Pages: 400
Dimensions: 1.12 x 9.3 x 6.21 IN
Publication Date: December 19, 1995
you might like